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Abstract. This paper proposes a 3rd-order gm-C filter that 
operates with the extremely low voltage supply of 0.5 V. 
The employed transconductor is capable for operating in 
an extremely low voltage power supply environment. 
A benefit offered by the employed transconductor is that 
the filter’s cut-off frequency can be tuned, through a dc 
control current, for relatively large ranges. The filter 
structure was designed using normal threshold transistors 
of a triple-well 0.13μm CMOS process and is operated 
under a 0.5V supply voltage; its behavior has been evalu-
ated through simulation results by utilizing the Analog 
Design Environment of the Cadence software. 
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1. Introduction 
The operational transconductance amplifiers or gm 
stages are used in the constructions of a number of con-
tinuous time circuits for analog signal processing such as 
filters and oscillators [1], [2]. The most often implementa-
tions of continuous-time filters are based on the gm-C 
approach. A transconductor stage normally does not need 
frequency compensation as the operational amplifier does 
in order to ensure its stability and therefore it does not 
include low frequency poles. The advantage of gm-C based 
continuous-time filters compared with active-RC filters is 
the higher frequency performance. Even if the transistors of 
the basic blocks operate in weak inversion and they cannot 
achieve the high frequency of the strong inversion operat-
ing transistors, they still keep advantage comparing with 
other topologies in terms of power consumption per pole. 
In addition, the resulted topologies are resistorless due to 
the employment of the small-signal transconductance pa-
rameters of the gm stages, giving the potential for perform-
ing electronic adjustment of their frequency characteristics. 
On the other hand, the linear performance is worsened due 
to the restriction for operation in small-signal conditions. 
The conventional transconductor stage uses a simple 
differential MOS transistor pair where its transconductance 
is easily controlled by modifying the tail current. A very 
interesting gm stage topology is based on CMOS inverter 
and is called Nauta’s transconductor. This transconductor is 
a very robust building block for implementing high fre-
quency gm-C filters [3], [4] because it does not include 
internal nodes and therefore low frequency poles. The 
Nauta’s transconductor is based on six CMOS inverters in 
differential mode configuration. Due to the topology sim-
plicity this block can operate in lower voltage supply com-
paring with conventional transconductors. However, based 
on this concept several CMOS inverter-based transcon-
ductors have been published [5-8] proposing transconduc-
tance control methodologies in order to use them as basic 
devices in tunable filters. To achieve tunable transconduc-
tance, the supply nodes of the internal inverters must be 
independent from the main chip supply [2], [3]. Therefore, 
tunable voltage regulators are used which are stacked on 
the CMOS inverters excluding this transconductor from 
low-voltage applications. Some alternative tuning concepts 
have been reported, using the input common-mode (CM) 
voltage [5] or floating-gate MOS (FGMOS) transistors [6]. 
In this paper we used a modified Nauta’s current-
controlled gm stage, by means of transconductance tuning, 
in the construction of extremely low voltage continuous 
time gm-C filters. Despite of operating the MOS devices in 
the weak inversion, the gm stage is able to support filter 
applications in the range of few MHz due to the absence of 
internal nodes. The bulk voltages of the devices which are 
included in the gm stage are appropriately modified through 
a control circuit achieving a linearly current-controlled 
transconductance [9]. The cut-off frequency of the filter 
can be easily adjusted through a control current using 0.5V 
voltage supply and offering also high gm/IDD ratio and cir-
cuit simplicity. All circuitries were designed using a triple-
well 0.13μm CMOS process. 
The paper is organized as follows: in Section 2 the 
filter topology is described. In Section 3, the simulation 
results verify the circuit operation and the performance 
comparing with other low-voltage topologies is given. 
2. Filter Description 
The topology of the LC ladder passive prototype filter 
is shown in Fig. 1(a), where its element values for realizing 
the normalized 3rd-order Butterworth filter function in (1) 
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are C1p= C3p= 1 F, L2p= 2 H, and RS= RL= 1 Ω.  
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Following the leapfrog technique, the derived active gm-C 
filter topology is depicted in Fig. 1(b). 
 
Fig. 1. Filter topology: a) passive prototype/circuit and b) 
active implementation. 
 
Fig. 2. The double input differential gm stage. 
The core of the filter is the differential double input 
gm stage with two very important features: the capability 
for operation with an extremely low-voltage power supply 
and the linearly current-controlled transconductance. The 
circuit of the gm stage, which is based on the gm stage pro-
posed in [9], is shown in Fig. 2. In this paper, the transcon-
ductor has been modified in order to create multiple inputs 
suitable to be employed in the filter of Fig. 1. 
In order to achieve both, low-voltage operation and 
transconductance tuning, the bulk terminals of the transis-
tors are not connected to constant voltages as in conven-
tional circuit topologies, but they are used to adjust their 
bias. Inverters Inv1 to Inv4 form the double input differen-
tial transconductor, inverters Inv5, Inv8 form the differen-
tial output load and inverters Inv6, Inv7 form the common 
mode (CM) output load. All inverters are controlled 
through the bulk voltages Vfp and Vfn  which are generated 
by the Control circuit and the control current IT1. 
The transconductance controlled methodology is 
based on the master-slave technique using the control cir-
cuit which is shown in Fig. 3a. The CMOS inverter which 
is formed by Mp.s and Mn.s, is the slave or active transcon-
ductor element and the input voltage Vin is applied at its 
input assuming also that input CM equal to middle supply 
(VDD/2). The bulk terminals of both transistors are adjusted 
by the control circuit generating the voltages Vfp and Vfn 
which appropriately adjusted, bias the inverter with the 
desired quiescent current. Transistors Mp.m-Mn.m and  
Mp.s-Mn.s are the master the slave devices, respectively. The 
aspect ratios of the master devices are scaled down m times 
compared with the corresponding slave devices to mini-
mize the area and current consumption. Therefore, the 
quiescent current of the slave devices are m times larger 
(m.IT) than those of the master devices (IT).  
 
Fig. 3. (a) Schematic diagram of the proposed technique and 
(b) the circuit of the differential amplifier (amp). 
The feedback voltages Vf.p and Vf.n are applied to the 
bulk terminal of the Mp.s and Mn.s, respectively, of the slave 
inverter. Therefore, the quiescent current of the slave in-
verter will be m.IT and the output CM voltage will be 
VDD/2. Eventually, using this approach the transconduc-
tances gm.p.s and gm.n.s of Mp.s and Mn.s, respectively, can be 
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adjusted by means of the controlling current IT. The feed-
back loops ensure also, that the output CM voltage is kept 
constant, equal to VDD/2 and independent from the value of 
IT. 
According to the above considerations and assuming 
that all transistors operate in weak-inversion [8] the trans-
conductance of the slave inverter will be equal to, 
 gm.s = gm.p.s + gm.n.s = (ID,p.s+ID,n.s)/nVt  = 2mIT/nVt (2) 
where gm.p.s, gm.n.s are the transconductance and ID,p.s, ID,n.s 
are the drain current of the Mp.s and Mn.s transistors, re-
spectively, shown in Fig. 3a. Also, n is the slope factor and 
Vt = kT/q is the thermal voltage. 
The output current of the transconductor in Fig. 2 is,  
 idif = io1 - io2 = vin.dif  gm.d = (vp1 - vn1 + vp2 - vn2)gm.s (3) 
The circuit of the differential amplifier which is em-
ployed in FB loops is shown in Fig. 3b. The input differen-
tial pair is formed by the pMOS devices M1, M2. Transistor 
M3 is biased by the constant current IB. Based on Figs. 3a 
and 3b, the constant voltage of VDD/2 is applied to the gate 
voltage of M1 and the feedback loops ensure that the gate 
voltage of M2 will be locked at VDD/2. Therefore, transis-
tors M1, M2 and M3 act, actually, as current mirror for CM 
signals and the quiescent drain currents of M1, M2 will be 
equal to IB. 
3. Simulation and Comparison Results 
To verify the operation of the proposed filter, the cir-
cuit was designed and simulated using a triple well 0.13μm 
CMOS process with VDD = 0.5 V. The transistors used in 
the simulations have a normal threshold voltage. The 3rd 
order Butterworth filter of Fig. 1b has a nominal cutoff 
frequency equal to 1 MHz for IT1 10 μΑ. The capacitors of 
the filter have values C1 = C3 = 74.31 pF and 
C2 = 148.63 pF. 
The transistors’ s aspect ratios of the transconductor 
in Fig. 3 were (W/L)p.s1,2 = 100 μm/0.5 μm, (W/L)n.s.1,2 = 
50 μm/0.5 μm for Inv1,2, (W/L)p.s.3-6 = 25 μm/0.5 μm, 
(W/L)n.s.3-6 = 12.5 μm/0.5 μm for Inv3-6 and (W/L)1-3 = 
10 μm/0.5 μm, (W/L)4,5 =30 μm/0.5 μm for the amplifier. 
The scale factor was m = 4 and the bias current of 
IB = 1 μA. The transconductance gm and the gain-bandwidth 
product GBW of the transconductor are illustrated as func-
tions of the tuning current IT1 in Fig. 4 [9]. THD is -40 dB 
for an input signal with amplitude 50 mV. Also, it is im-
portant that the common mode output is almost constant 
from process and temperature variations due to the internal 
feedback loop.  
The cutoff frequency as function of the tuning current 
IT1 is plotted in Fig. 5. The lowest and highest cutoff fre-
quency is 0.94 MHz and 5.1 MHz, for IT1 current 10 μA 
and 80 μA, respectively. In Fig. 6 the frequency responses 
are depicted for IT1 ranging between 10 μΑ and 80 μΑ. 
From Fig. 5 and Fig. 6 it becomes obvious that the relation 
between cutoff frequency and control current IT1 is not 
completely linear as expected from (2). This can be ex-
plained by the fact that the tuning range has been realized 
using a relatively high drain current variation. Increasing 
the drain current of a MOS transistor the drain-source con-
ductance is decreased affecting the accuracy of (3). 
 
Fig. 4. Input transconductance gm as function of IT1. 
 
Fig. 5. Cutoff frequency as function of IT1. 
 
Fig. 6. Frequency responses for a range of IT1 from 10 μΑ to 
80 μΑ. 
Monte Carlo simulations have been performed in 
order to inspect the influence of the process and mismatch 
variations on the cutoff frequency of the filter. The results 
are shown in Fig. 7. The mean value is at 0.97 MHz with 
a standard deviation σ = 17.4 kHz, corresponding to 1.7% 
deviation from the nominal value. Also, corner analysis 
simulation results are summarized in Tab. 1. For the results 
the current IT1 is 10 μA, VDD is 0.5 V and input amplitude 
RADIOENGINEERING, VOL. 22, NO. 1, APRIL 2013 177 
51.75 mV. As expected, while most of the parameters are 
unaffected, however there is a significant influence in the 
cutoff frequency, mostly due to the capacitor variations. It 
is known that the fully integrated filters may deviate from 
the nominal frequency with the corner variations, and 
therefore an automatic tuning topology is required when 
the accuracy is of high importance. The proposed filter is 
suitable to be combined with automatic frequency tuning 
technique, due to its inherent ability for electronic tuning. 
 
Fig. 7. Monte Carlo simulation results for the filter cutoff 
frequency. 
In Tab. 2 the performance of the filter and some of its 
parameters are compared with other implementations of 
gm-C filters [9]-[13]. This filter has the lowest supply volt-
age and also shows the best power consumption. Also, the 
values of other parameters of the filter, including dynamic 
range, noise, operating frequency and tuning range are 
comparable with the values of the other filters. The final 
conclusion is that this filter can achieve almost similar 
performance with other topologies but with significant 
reduction in supply voltage and in power consumption 
which is extremely important in mobile and biomedical 
applications. Some parameters of this filter may be worse, 
such as the tuning range. However, this is the price paid for 









Temperature oC 27 -25 80 
Cutoff frequency MHz 0.970 1.165 0.819 
Power Consumption  
@IT1 = 10 µA 
μW -339.2 -328.5 -338.7 
Consumption Current μA -678.4 -657.0 -677.5 
DC differential gain  dB -8.1 -8.6 -7.4 
CMRR dB -31.3 -31.0 -31.5 
Dynamic Range  63.13 65.44 60.49 
Integrated Noise  
(1 kHz-1 MHz) 
μVrms 
 
9.4 7.0 12.8 
Input Referred Noise 
(1 kHz – 1 MHz) 
μVrms 25.5 19.5 34.6 
Input Referred Noise  
(Spot Noise@1 kHz) 
nV/Hz 217.51 193.12 242.85 
Input Referred Noise  
(Spot Noise@1 MHz) 
nV/Hz 27.56 16.75 46.44 
DC Output Voltage  mV 249.9 249.7 251.4 
Input Offset mV -0.06 -0.331 1.359 
Tab. 1. Parameter values of the filter vs corner variations. 
4. Conclusion 
A low-voltage filter operating at 0.5 V is proposed in 
this paper. The filter is constructed from transconductors 
based on simple inverters, where their tranconductance is 
controlled by the bulk voltage. The tuning range of the 
filter is controllable by a single control current. The filter 
has been simulated using transistor models with normal 
threshold voltage of a 0.13μm CMOS technology. The 
topology shows low power consumption and good per-
formance in terms of noise, linearity, tunability and 
dynamic range. 
 
 Unit This Filter [11] [12] [13] [14] [15] 
Process  0.13μm CMOS 0.35μm CMOS 0.35μm CMOS 0.18μm CMOS 0.18μm CMOS 0.35μm CMOS 
Supply/VDD V 0.5 1.1 1.2 1.8 1 2.7 
Filter Order  3 2 2 4 3 4 
Bandwidth MHz 0.9705 2.66  3   2.5 
Frequency 
/Tuning range 
MHz 0.97 – 5.1 0.05 – 2.6  0.5 - 12 0.135 - 2.2 0.2 – 2.5 
Linearity/ THD  THD  -40 dB @ 
51.75 mVpp 
THD -38 dB 
(0.4 Vp-p@ 
2.6 MHz) 
THD -40 dB 
@ 
1.8 Vp-p 
 IM3 < 68.5 dB @  
2 MHz 
Linearity 1 dB 
Comp  
620 mVp-p diff  
Power Consumption  μW 332 720 382 1100-4700 2000 1674 
Spot noise  nV/Hz 
@1MHz 
27.56    65 41 
Integrated noise μVrms 9.44#  210 *    
Dynamic Range dB 63.13  69.6    
Bulk/Gate Driven  Bulk Driven Gate Driven Bulk Driven Gate Driven Gate Driven Gate Driven 
Applications  Bluetooth GSM, UMTS, 
WCDMA 
2nd order 










*Integrated input referred Noise (100 Hz – 4 MHz) 
#Total Summarized Noise (Output Noise 1 kHz-1 MHz) 
Tab. 2. Comparison with other filter topologies. 
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